![]() |
![]() |
We consider the problem of bounded model checking (BMC) for linear temporal logic (LTL). We present several efficient encodings that have size linear in the bound. Furthermore, we show how the encodings can be extended to LTL with past operators (PLTL). The generalised encoding is still of linear size, but cannot detect minimal length counterexamples. By using the virtual unrolling technique minimal length counterexamples can be captured, however, the size of the encoding is quadratic in the specification. We also extend virtual unrolling to Buchi automata, enabling them to accept minimal length counterexamples.
Our BMC encodings can be made incremental in order to benefit from incremental SAT technology. With fairly small modifications the incremental encoding can be further enhanced with a termination check, allowing us to prove properties with BMC. Experiments clearly show that our new encodings improve performance of BMC considerably, particularly in the case of the incremental encoding, and that they are very competitive for finding bugs. An analysis of the liveness-to-safety transformation reveals many similarities to the BMC encodings in this paper. Using the liveness-to-safety translation with BDD-based invariant checking results in an efficient method to find shortest counterexamples that complements the BMC-based approach.
Comment: Final version for Logical Methods in Computer Science CAV 2005 special issue
;Eugene Balai;Darren Valovcin;Christoph Sticksel;Akshay Rajhans
, 2025, Completeness and Consistency of Tabular Requirements: An SMT-Based Verification Approach, IEEE Transactions on Software Engineering, 51, 2, pp. 595-620, 10.1109/tse.2025.3530820, https://doi.org/10.1109/tse.2025.3530820.
, 2024, Compositional Verification of Nuclear Safety I&C Systems with OCRA, 2024 IEEE 29th International Conference on Emerging Technologies and Factory Automation (ETFA), 2404, pp. 1-8, 10.1109/etfa61755.2024.10711009.
;Julien Brunel
, 2024, Simple LTL Model Checking on Finite and Infinite Traces over Concrete Domains, Lecture notes in computer science, pp. 375-390, 10.1007/978-981-96-0617-7_21.
;Nicola Gigante
;Angelo Montanari
;Gabriele Venturato
, 2024, SAT Meets Tableaux for Linear Temporal Logic Satisfiability, Journal of Automated Reasoning, 68, 2, 10.1007/s10817-023-09691-1, https://doi.org/10.1007/s10817-023-09691-1.
;Shaoyuan Li;Xiang Yin
, 2024, Multi-Agent Path Planning for Finite Horizon Tasks with Counting Time Temporal Logics, 2024 IEEE 20th International Conference on Automation Science and Engineering (CASE), pp. 2025-2030, 10.1109/case59546.2024.10711490.
, 2024, A formal approach to spatio-temporal modeling of game systems, Učenye zapiski Kazanskogo gosudarstvennogo universiteta. Seriâ Fiziko-matematičeskie nauki/Učënye zapiski Kazanskogo universiteta. Seriâ Fiziko-matematičeskie nauki, 166, 4, pp. 532-554, 10.26907/2541-7746.2024.4.532-554, https://doi.org/10.26907/2541-7746.2024.4.532-554.
;Yasser Shoukry
, 2024, Neurosymbolic Motion and Task Planning for Linear Temporal Logic Tasks, IEEE Transactions on Robotics, 40, pp. 2749-2768, 10.1109/tro.2024.3392079.
;Mario Gleirscher
;Wen-ling Huang
;Niklas Krafczyk
;Jan Peleska
;et al., 2023, Complete Property-Oriented Module Testing, Lecture notes in computer science, pp. 183-201, 10.1007/978-3-031-43240-8_12.
;Toshimitsu Ushio
, 2023, Finite-Horizon Shield for Path Planning Ensuring Safety/Co-Safety Specifications and Security Policies, IEEE Access, 11, pp. 11766-11780, 10.1109/access.2023.3241946, https://doi.org/10.1109/access.2023.3241946.
;Zhe Xu
;Murat Cubuktepe
;Ufuk Topcu
, 2022, Probabilistic Control of Heterogeneous Swarms Subject to Graph Temporal Logic Specifications: A Decentralized and Scalable Approach, IEEE Transactions on Automatic Control, 68, 4, pp. 2245-2260, 10.1109/tac.2022.3176797.
, 2022, Finite-Horizon Optimal Spatio-Temporal Pattern Control under Spatio-Temporal Logic Specifications, IEICE Transactions on Information and Systems, E105.D, 10, pp. 1658-1664, 10.1587/transinf.2021fop0003, https://doi.org/10.1587/transinf.2021fop0003.
, 2022, Hyper-Labeled Transition System and Its Application to Planning Under Linear Temporal Logic Constraints, OUKA (Osaka University Knowledge Archive) (Osaka University), 6, pp. 2437-2442, 10.1109/lcsys.2022.3162313, https://doi.org/10.1109/LCSYS.2022.3162313.
;Gianluigi Greco
;Marco Antonio Mastratisi, 2022, Reasoning About Smart Contracts Encoded in LTL, Lecture notes in computer science, pp. 123-136, 10.1007/978-3-031-08421-8_9.
;Ya Gao
, 2022, A Bounded Semantics for Improving the Efficiency of Bounded Model Checking, 2022 26th International Conference on Engineering of Complex Computer Systems (ICECCS), pp. 97-106, 10.1109/iceccs54210.2022.00020.
;Zhaoming Yang;Hui Kong
;Weiqiang Kong
, 2022, Bounded Model Checking of Synchronous Reactive Models in Ptolemy II, 2022 29th Asia-Pacific Software Engineering Conference (APSEC), pp. 407-416, 10.1109/apsec57359.2022.00053.
;Michael M. Zavlanos
, 2022, Temporal Logic Task Allocation in Heterogeneous Multirobot Systems, IEEE Transactions on Robotics, 38, 6, pp. 3602-3621, 10.1109/tro.2022.3181948.
, 2021, Model-checking infinite-state nuclear safety I&C systems with nuXmv, 2021 IEEE 19th International Conference on Industrial Informatics (INDIN), pp. 1-6, 10.1109/indin45523.2021.9557445.
;Alessandro Maria Rizzi;Anna Bernasconi
;Paola Spoletini
, 2021, TOrPEDO: witnessing model correctness with topological proofs, Formal Aspects of Computing, 33, 6, pp. 1039-1066, 10.1007/s00165-021-00564-1, https://doi.org/10.1007/s00165-021-00564-1.
;Necmiye Ozay
;Dmitry Berenson
, 2021, Learning temporal logic formulas from suboptimal demonstrations: theory and experiments, Autonomous Robots, 46, 1, pp. 149-174, 10.1007/s10514-021-10004-x.
;Niklas Krafczyk
;Anne E. Haxthausen
;Ralf Pinger, 2021, Efficient data validation for geographical interlocking systems, Formal Aspects of Computing, 33, 6, pp. 925-955, 10.1007/s00165-021-00551-6, https://doi.org/10.1007/s00165-021-00551-6.
;Nicola Gigante
;Angelo Montanari
;Gabriele Venturato
, 2021, Past Matters: Supporting LTL+Past in the BLACK Satisfiability Checker, Leibniz-Zentrum für Informatik (Schloss Dagstuhl), 10.4230/lipics.time.2021.8, https://drops.dagstuhl.de/entities/document/10.4230/LIPIcs.TIME.2021.8.
;Andrea Micheli
;Alessandro Abate
;Alessandro Cimatti
, 2021, SMT-Based Model Checking of Max-Plus Linear Systems, Leibniz-Zentrum für Informatik (Schloss Dagstuhl), 10.4230/lipics.concur.2021.22, https://drops.dagstuhl.de/entities/document/10.4230/LIPIcs.CONCUR.2021.22.
;Jan Peleska
, 2021, Exhaustive Property Oriented Model-Based Testing with Symbolic Finite State Machines, Lecture notes in computer science, pp. 84-102, 10.1007/978-3-030-92124-8_5.
;Vince Kurtz
;Hai Lin
, 2021, Automatic Trajectory Synthesis for Real-Time Temporal Logic, IEEE Transactions on Automatic Control, 67, 2, pp. 780-794, 10.1109/tac.2021.3058068.
;Vince Kurtz
;Hai Lin
, 2021, Symbolic Control of Hybrid Systems from Signal Temporal Logic Specifications, Guidance Navigation and Control, 01, 02, pp. 2150008, 10.1142/s2737480721500084.
;Yiannis Kantaros
;Michael M. Zavlanos
, 2021, An Abstraction-Free Method for Multirobot Temporal Logic Optimal Control Synthesis, IEEE Transactions on Robotics, 37, 5, pp. 1487-1507, 10.1109/tro.2021.3061983.
;Debraj Chakraborty
;Gilles Geeraerts;Jean-François Raskin
, 2020, Monte Carlo Tree Search Guided by Symbolic Advice for MDPs, Leibniz-Zentrum für Informatik (Schloss Dagstuhl), 10.4230/lipics.concur.2020.40, https://drops.dagstuhl.de/entities/document/10.4230/LIPIcs.CONCUR.2020.40.
;Rupak Majumdar
, 2020, Interactive synthesis of temporal specifications from examples and natural language, Proceedings of the ACM on Programming Languages, 4, OOPSLA, pp. 1-26, 10.1145/3428269, https://doi.org/10.1145/3428269.
;Matteo Rossi
;Luciano Baresi
, 2020, On How Bit-Vector Logic Can Help Verify LTL-Based Specifications, Virtual Community of Pathological Anatomy (University of Castilla La Mancha), 48, 4, pp. 1154-1168, 10.1109/tse.2020.3014394, https://hdl.handle.net/11311/1154585.
;Toshimitsu Ushio
, 2020, Control of Timed Discrete Event Systems with Ticked Linear Temporal Logic Constraints, IFAC-PapersOnLine, 53, 2, pp. 2143-2148, 10.1016/j.ifacol.2020.12.2539, https://doi.org/10.1016/j.ifacol.2020.12.2539.
;Niklas Krafczyk
;Anne E. Haxthausen
;Ralf Pinger, 2019, Efficient Data Validation for Geographical Interlocking Systems, Lecture notes in computer science, pp. 142-158, 10.1007/978-3-030-18744-6_9.
;Indranil Saha
, 2019, Energy-Aware Temporal Logic Motion Planning for Mobile Robots, 2019 International Conference on Robotics and Automation (ICRA), 4, pp. 8599-8605, 10.1109/icra.2019.8794395.
;Rohitkrishna Nambiar;Matthew Melhorn;Yasser Shoukry
;Pierluigi Nuzzo
, 2019, DoS-Resilient Multi-Robot Temporal Logic Motion Planning, 2019 International Conference on Robotics and Automation (ICRA), pp. 6051-6057, 10.1109/icra.2019.8794477.
;Daniel Kröning, 2018, SAT-Based Model Checking, Handbook of Model Checking, pp. 277-303, 10.1007/978-3-319-10575-8_10.
, 2018, Model-based avionic systems testing for the airbus family, 2018 IEEE 23rd European Test Symposium (ETS), pp. 1-10, 10.1109/ets.2018.8400703.
;Jörg Brauer;Wen-ling Huang, 2018, Model-Based Testing for Avionic Systems Proven Benefits and Further Challenges, Lecture notes in computer science, pp. 82-103, 10.1007/978-3-030-03427-6_11.
;Damian Frick
;Tony A. Wood
;Maryam Kamgarpour
, 2018, From Uncertainty Data to Robust Policies for Temporal Logic Planning, arXiv (Cornell University), pp. 157-166, 10.1145/3178126.3178136, http://arxiv.org/abs/1801.03663.
;Pierluigi Nuzzo
;Alberto L. Sangiovanni-Vincentelli
;Sanjit A. Seshia
;George J. Pappas
;et al., 2018, SMC: Satisfiability Modulo Convex Programming, Proceedings of the IEEE, 106, 9, pp. 1655-1679, 10.1109/jproc.2018.2849003.
;Robert K. Brayton
, 2018, Verification and Synthesis of Clock-Gated Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 38, 2, pp. 366-379, 10.1109/tcad.2018.2808231.
;Marin Kobilarov
, 2017, Combining neural networks and tree search for task and motion planning in challenging environments, 2017 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS), pp. 6059-6066, 10.1109/iros.2017.8206505.
;Tony A. Wood
;Gian Ulli
;Maryam Kamgarpour
;Damian Frick
;et al., 2017, Robust Control Policies Given Formal Specifications in Uncertain Environments, arXiv (Cornell University), 1, 1, pp. 20-25, 10.1109/lcsys.2017.2700333, http://arxiv.org/abs/1703.03319.
;Wen-ling Huang;Jan Peleska
, 2017, Experimental evaluation of a novel equivalence class partition testing strategy, Software & Systems Modeling, 18, 1, pp. 423-443, 10.1007/s10270-017-0595-8.
;Indranil Saha
, 2017, Antlab, ACM Transactions on Embedded Computing Systems, 16, 5s, pp. 1-19, 10.1145/3126513.
;Harold Bruintjes;Alessandro Cimatti
;Joost-Pieter Katoen
;Thomas Noll
;et al., 2017, Formal Methods for Aerospace Systems, Cyber-Physical System Design from an Architecture Analysis Viewpoint, pp. 133-159, 10.1007/978-981-10-4436-6_6.
;Pierluigi Nuzzo
;Ayca Balkan
;Indranil Saha
;Alberto L. Sangiovanni-Vincentelli
;et al., 2017, Linear temporal logic motion planning for teams of underactuated robots using satisfiability modulo convex programming, 2017 IEEE 56th Annual Conference on Decision and Control (CDC), pp. 1132-1137, 10.1109/cdc.2017.8263808.
;Petter Nilsson
;Necmiye Ozay
, 2017, Synchronous and asynchronous multi-agent coordination with cLTL+ constraints, 2017 IEEE 56th Annual Conference on Decision and Control (CDC), pp, pp. 335-342, 10.1109/cdc.2017.8263687.
;Petter Nilsson
;Necmiye Ozay
, 2017, Provably-correct coordination of large collections of agents with counting temporal logic constraints, Proceedings of the 8th International Conference on Cyber-Physical Systems, pp. 249-258, 10.1145/3055004.3055021.
;Pierre E.C. Johansson
;Thomas Lezama, 2016, Automated Analysis of Interdependencies Between Product Platforms and Assembly Operations, Procedia CIRP, 44, pp. 67-72, 10.1016/j.procir.2015.12.132, https://doi.org/10.1016/j.procir.2015.12.132.
;Louis-Marie Traonouez, 2016, Statistical Model Checking with Change Detection, pp. 157-179, 10.1007/978-3-319-46508-1_9, https://hal.science/hal-01242138.
;Sean Sedwards
;Louis-Marie Traonouez, 2016, Plasma Lab: A Modular Statistical Model Checking Platform, pp. 77-93, 10.1007/978-3-319-47166-2_6, https://inria.hal.science/hal-01387435.
;Wen-ling Huang, 2016, Industrial-Strength Model-Based Testing of Safety-Critical Systems, Lecture notes in computer science, pp. 3-22, 10.1007/978-3-319-48989-6_1.
;Jan Peleska
, 2016, Formal modelling and verification of interlocking systems featuring sequential release, Science of Computer Programming, 133, pp. 91-115, 10.1016/j.scico.2016.05.010.
;Mohammad Mehdi Pourhashem Kallehbasti
;Matteo Rossi
, 2016, How bit-vector logic can help improve the verification of LTL specifications over infinite domains, Virtual Community of Pathological Anatomy (University of Castilla La Mancha), pp. 1666-1673, 10.1145/2851613.2851833, http://hdl.handle.net/11311/1005784.
;Gang Hou
;Xiangpei Hu
;Takahiro Ando
;Kenji Hisazumi
;et al., 2016, Garakabu2: an SMT-based bounded model checker for HSTM designs in ZIPC, Journal of Information Security and Applications, 31, pp. 61-74, 10.1016/j.jisa.2016.08.001.
;Pierluigi Nuzzo
;Indranil Saha
;Alberto L. Sangiovanni-Vincentelli
;Sanjit A. Seshia
;et al., 2016, Scalable lazy SMT-based motion planning, 2016 IEEE 55th Conference on Decision and Control (CDC), pp. 6683-6688, 10.1109/cdc.2016.7799298.
;Marco Roveri
;Stefano Tonetta
, 2015, HRELTL: A temporal logic for hybrid systems, Information and Computation, 245, pp. 54-71, 10.1016/j.ic.2015.06.006.
;Jan Peleska
, 2015, Model Checking and Model-Based Testing in the Railway Domain, Formal Modeling and Verification of Cyber-Physical Systems, pp. 82-121, 10.1007/978-3-658-09994-7_4.
;Andrzej Zbrzezny
, 2015, Checking EMTLK Properties of Timed Interpreted Systems Via Bounded Model Checking, Studia Logica, 104, 4, pp. 641-678, 10.1007/s11225-015-9637-9, https://doi.org/10.1007/s11225-015-9637-9.
;Wen-ling Huang;Jan Peleska
, 2015, Experimental Evaluation of a Novel Equivalence Class Partition Testing Strategy, Lecture notes in computer science, pp. 155-172, 10.1007/978-3-319-21215-9_10.
;Mohammad Mehdi Pourhashem Kallehbasti
;Matteo Rossi
, 2015, Efficient Scalable Verification of LTL Specifications, Virtual Community of Pathological Anatomy (University of Castilla La Mancha), pp. 711-721, 10.1109/icse.2015.84, http://hdl.handle.net/11311/964237.
;Matteo Rossi
;Pierluigi San Pietro
, 2015, A tool for deciding the satisfiability of continuous-time metric temporal logic, Virtual Community of Pathological Anatomy (University of Castilla La Mancha), 53, 2, pp. 171-206, 10.1007/s00236-015-0229-y, https://hdl.handle.net/11311/964235.
, 2015, Model-Based Testing: Automatic Generation of Test Cases, Test Data and Test Procedures from SysML Models, SAE technical papers on CD-ROM/SAE technical paper series, 10.4271/2015-01-2553.
, 2015, Scalable Formal Verification of UML Models, 2015 IEEE/ACM 37th IEEE International Conference on Software Engineering, 3576, pp. 847-850, 10.1109/icse.2015.275.
, 2015, Safety, Dependability and Performance Analysis of Aerospace Systems, Communications in computer and information science, pp. 17-31, 10.1007/978-3-319-17581-2_2.
, 2015, Extracting unsatisfiable cores for LTL via temporal resolution, arXiv (Cornell University), 53, 3, pp. 247-299, 10.1007/s00236-015-0242-1, http://arxiv.org/abs/1212.3884.
;Takahiro Ando;Hirokazu Yatsu;Kenji Hisazumi
;Akira Fukuda
, 2015, Garakabu2: An SMT-based Bounded Model Checker for HSTM Designs in ZIPC, 2015 2nd International Symposium on Dependable Computing and Internet of Things (DCIT), sri sdl 4?03, pp. 21-29, 10.1109/dcit.2015.8.
;Jan Peleska
;Ralf Pinger, 2014, Applied Bounded Model Checking for Interlocking System Designs, Lecture notes in computer science, pp. 205-220, 10.1007/978-3-319-05032-4_16.
;Richard M. Murray
, 2014, Optimization-based trajectory generation with linear temporal logic specifications, 2014 IEEE International Conference on Robotics and Automation (ICRA), pp. 5319-5325, 10.1109/icra.2014.6907641.
;Stefan Haar
;Delphine Longuet
, 2014, Model-based testing for concurrent systems: unfolding-based test selection, 18, 3, pp. 305-318, 10.1007/s10009-014-0353-y, https://inria.hal.science/hal-00996000.
, 2014, Automatic Test Set Generation for Function Block Based Systems Using Model Checking, 2014 9th International Conference on the Quality of Information and Communications Technology, pp. 216-225, 10.1109/quatic.2014.15.
;Achille Frigeri;Angelo Morzenti
;Matteo Pradella
;Matteo Rossi
;et al., 2014, Constraint LTL satisfiability checking without automata, Virtual Community of Pathological Anatomy (University of Castilla La Mancha), 12, 4, pp. 522-557, 10.1016/j.jal.2014.07.005, http://hdl.handle.net/11311/926558.
;Domenico Bianculli
;Carlo Ghezzi
;Srđan Krstić
;Pierluigi San Pietro
, 2014, SMT-Based Checking of SOLOIST over Sparse Traces, Lecture notes in computer science, pp. 276-290, 10.1007/978-3-642-54804-8_19, https://doi.org/10.1007/978-3-642-54804-8_19.
;Alessandro Cimatti
;Joost-Pieter Katoen
;Panagiotis Katsaros
;Konstantinos Mokos
;et al., 2014, Spacecraft early design validation using formal methods, Reliability Engineering & System Safety, 132, pp. 20-35, 10.1016/j.ress.2014.07.003, https://doi.org/10.1016/j.ress.2014.07.003.
;Michele Dorigatti;Alberto Griggio
;Alessandro Mariotti;et al., 2014, The nuXmv Symbolic Model Checker, Lecture notes in computer science, pp. 334-342, 10.1007/978-3-319-08867-9_22.
;Alexandre Donzé
, 2014, Model predictive control from signal temporal logic specifications, Proceedings of the 4th ACM SIGBED International Workshop on Design, Modeling, and Evaluation of Cyber-Physical Systems, pp. 52-55, 10.1145/2593458.2593472.
;Rui Wang
;Xianjin Fu;Ji Wang
;Wei Dong
;et al., 2014, Counterexample-Preserving Reduction for Symbolic Model Checking, Journal of Applied Mathematics, 2014, pp. 1-13, 10.1155/2014/702165, https://doi.org/10.1155/2014/702165.
;Xiaoguang Mao
;Geguang Pu
;Rui Wang
, 2014, Combining Syntactic and Semantic Encoding for LTL Bounded Model Checking, 2014 Theoretical Aspects of Software Engineering Conference, 3385, pp. 82-89, 10.1109/tase.2014.13.
, 2013, Industrial-Strength Model-Based Testing - State of the Art and Current Challenges, Electronic Proceedings in Theoretical Computer Science, 111, pp. 3-28, 10.4204/eptcs.111.1, https://doi.org/10.4204/eptcs.111.1.
;Niklas Een;Baruch Sterin, 2013, A circuit approach to LTL model checking, Chalmers Research (Chalmers University of Technology), 2404, pp. 53-60, 10.1109/fmcad.2013.6679391.
;ALBERTO MARTELLI;MATTEO SPIOTTA;DANIELE THESEIDER DUPRÉ
, 2013, Business process verification with constraint temporal answer set programming, Theory and Practice of Logic Programming, 13, 4-5, pp. 641-655, 10.1017/s1471068413000409.
;Angelo Morzenti
;Pierluigi San Pietro
, 2013, Bounded satisfiability checking of metric temporal logic specifications, ACM Transactions on Software Engineering and Methodology, 22, 3, pp. 1-54, 10.1145/2491509.2491514.
;Wanwei Liu
;Tun Li
;Xiaoguang Mao
;Ji Wang
, 2013, Bounded Model Checking of ETL Cooperating with Finite and Looping Automata Connectives, Journal of Applied Mathematics, 2013, pp. 1-12, 10.1155/2013/462532, https://doi.org/10.1155/2013/462532.
;Dino Mandrioli
;Angelo Morzenti
;Matteo Rossi
, 2012, Logic-Based Formalisms, Monographs in theoretical computer science, pp. 249-323, 10.1007/978-3-642-32332-4_9.
;Dino Mandrioli
;Angelo Morzenti
;Matteo Rossi
, 2012, Dual-Language Approaches, Monographs in theoretical computer science, pp. 365-407, 10.1007/978-3-642-32332-4_11.
, 2012, Model Checking and the State Explosion Problem, Lecture notes in computer science, pp. 1-30, 10.1007/978-3-642-35746-6_1.
;M. Krajecki
, 2012, Encoding Hash Functions as a SAT Problem, pp. 916-921, 10.1109/ictai.2012.128.
;Lucas Cordeiro
;Denis Nicole;Bernd Fischer
, 2011, Context-Bounded Model Checking of LTL Properties for ANSI-C Software, Lecture notes in computer science, pp. 302-317, 10.1007/978-3-642-24690-6_21.
;Misa Keinänen;Martin Lange
;Ilkka Niemelä, 2011, Solving parity games by a reduction to SAT, Journal of Computer and System Sciences, 78, 2, pp. 430-440, 10.1016/j.jcss.2011.05.004.
;T. Junttila, 2011, Efficient model checking of PSL safety properties, IET Computers & Digital Techniques, 5, 6, pp. 479-492, 10.1049/iet-cdt.2010.0154.
;Achille Frigeri;Angelo Morzenti
;Matteo Pradella
;Matteo Rossi
;et al., 2010, Bounded Reachability for Temporal Logic over Constraint Systems, Virtual Community of Pathological Anatomy (University of Castilla La Mancha), pp. 43-50, 10.1109/time.2010.21.
;Luca Cavallaro
;Achille Frigeri;Matteo Pradella
;Matteo Rossi
, 2010, SMT-based Verification of LTL Specification with Integer Constraints and its Application to Runtime Checking of Service Substitutability, Virtual Community of Pathological Anatomy (University of Castilla La Mancha), 58, pp. 244-254, 10.1109/sefm.2010.37.
;Luca Viganò
, 2010, A declarative two-level framework to specify and verify workflow and authorization policies in service-oriented architectures, Zenodo (CERN European Organization for Nuclear Research), 5, 2, pp. 105-137, 10.1007/s11761-010-0073-4, https://zenodo.org/record/3413686.
;Tommi Junttila, 2010, Efficient Model Checking of PSL Safety Properties, 2010 10th International Conference on Application of Concurrency to System Design, 207, pp. 95-104, 10.1109/acsd.2010.27.
, 2010, Towards a Notion of Unsatisfiable Cores for LTL, Lecture notes in computer science, pp. 129-145, 10.1007/978-3-642-11623-0_7.
, 2010, Towards a notion of unsatisfiable and unrealizable cores for LTL, Zenodo (CERN European Organization for Nuclear Research), 77, 7-8, pp. 908-939, 10.1016/j.scico.2010.11.004, https://doi.org/10.1016/j.scico.2010.11.004.
;Axel Legay
, 2009, On simulation-based probabilistic model checking of mixed-analog circuits, Formal Methods in System Design, 36, 2, pp. 97-113, 10.1007/s10703-009-0076-y.
;Alessandro Cimatti
;Joost-Pieter Katoen
;Viet Yen Nguyen;Thomas Noll
;et al., 2009, The COMPASS Approach: Correctness, Modelling and Performability of Aerospace Systems, Lecture notes in computer science, pp. 173-186, 10.1007/978-3-642-04468-7_15.
;Angelo Morzenti
;Pierluigi San Pietro
, 2009, A Metric Encoding for Bounded Model Checking, arXiv (Cornell University), pp. 741-756, 10.1007/978-3-642-05089-3_47, http://arxiv.org/abs/0907.3085.
;Michaël Krajecki
, 2009, A Collaborative Approach for Multi-Threaded SAT Solving, International Journal of Parallel Programming, 37, 3, pp. 324-342, 10.1007/s10766-009-0097-6.
, 2009, Tarmo: A Framework for Parallelized Bounded Model Checking, Electronic Proceedings in Theoretical Computer Science, 14, pp. 62-76, 10.4204/eptcs.14.5, https://doi.org/10.4204/eptcs.14.5.
, 2008, Symbolic Step Encodings for Object Based Communicating State Machines, Lecture notes in computer science, pp. 96-112, 10.1007/978-3-540-68863-1_7, https://doi.org/10.1007/978-3-540-68863-1_7.
;Angelo Morzenti
;Pierluigi San Pietro
, 2008, Benchmarking Model- and Satisfiability-Checking on Bi-infinite Time, Lecture notes in computer science, pp. 290-304, 10.1007/978-3-540-85762-4_20.
;Ilkka Niemelä, 2008, The effect of structural branching on the efficiency of clause learning SAT solving: An experimental study, Journal of Algorithms, 63, 1-3, pp. 90-113, 10.1016/j.jalgor.2008.02.005.
;Michaël Krajecki
, 2008, On Multi-threaded Satisfiability Solving with OpenMP, Lecture notes in computer science, pp. 146-157, 10.1007/978-3-540-79561-2_13.
;Marco Roveri
;Viktor Schuppan
;Stefano Tonetta
, 2007, Boolean Abstraction for Temporal Logic Satisfiability, Lecture notes in computer science, pp. 532-546, 10.1007/978-3-540-73368-3_53, https://doi.org/10.1007/978-3-540-73368-3_53.
, 2007, Encodings of Bounded LTL Model Checking in Effectively Propositional Logic, Lecture notes in computer science, pp. 346-361, 10.1007/978-3-540-73595-3_24.
;Angelo Morzenti
;Pierluigi San Pietro
, 2007, The symmetry of the past and of the future, Virtual Community of Pathological Anatomy (University of Castilla La Mancha), pp. 312-320, 10.1145/1287624.1287669.
